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Abstract—Deep Learning and its applications have gained
tremendous interest recently in both academia and industry.
Restricted Boltzmann Machines (RBMs) offer a key methodology
to implement deep learning paradigms. This paper presents
a novel approach for realizing hybrid CMOS-OxRAM based
deep generative models (DGM). In our proposed hybrid DGM
architectures, HfOx based (filamentary-type switching) OxRAM
devices are extensively used for realizing multiple computational
and non-computational functions such as: (i) Synapses (weights),
(ii) internal neuron-state storage, (iii) stochastic neuron activation
and (iv) programmable signal normalization. To validate the
proposed scheme we have simulated two different architectures:
(i) Deep Belief Network (DBN) and (ii) Stacked Denoising Autoen-
coder for classification and reconstruction of hand-written digits
from a reduced MNIST dataset of 6000 images. Contrastive-
divergence (CD) specially optimized for OxRAM devices was
used to drive the synaptic weight update mechanism of each
layer in the network. Overall learning rule was based on greedy-
layer wise learning with no back propagation which allows the
network to be trained to a good pre-training stage. Performance
of the simulated hybrid CMOS-RRAM DGM model matches
closely with software based model for a 2-layers deep network.
Top-3 test accuracy achieved by the DBN was 95.5%. MSE of the
SDA network was 0.003, lower than software based approach.
Endurance analysis of the simulated architectures show that for
200 epochs of training (single RBM layer), maximum switching
events/per OxRAM device was ∼ 7000 cycles.
Index Terms—Deep Learning, Stacked Denoising Autoencoder
(SDA), Deep Belief Network (DBN), RRAM, Deep Generative
Models, Restricted Boltzmann Machine (RBM)
I. INTRODUCTION
THE neurons in our brain have a capacity to process a largeamount of high dimensional data from various sensory
inputs while still focusing on the most relevant components
for decision making [1] [2]. This implies that the biological
neural networks have a capacity to perform dimensionality
reduction to facilitate decision making. In the field of machine
learning, artificial neural networks also require a similar capa-
bility because of the availability of massive amounts of high
dimensional data being generated everyday through various
sources for digital information. Thus it becomes imperative
to derive an efficient method for dimensionality reduction to
facilitate tasks like classification, feature learning, storage, etc.
Deep generative networks such as Autoencoders have been
shown to perform better than many commonly used statistical
techniques such as PCA (principal component analysis), ICA
(Independent Component Analysis) for encoding and decoding
of high dimensional data [3]. These networks are traditionally
trained using gradient descent based on back-propagation.
However it is observed that for deep networks, gradient
descent doesn’t converge and gets stuck in a local minima in
case of purely randomized initialization [4]. A solution to this
problem is, weight initialization by utilizing a generative layer-
by-layer training procedure based on Contrastive Divergence
(CD) algorithm [5].
To maximize the performance of this algorithm, a dedicated
hardware implementation is required to accelerate computation
speed. Traditionally CMOS based designs have been used for
this by utilizing commonly available accelerator like GPUs [6],
FPGAs [7], ASICs [8] [9], etc. Recently with the introduction
of the emerging non-volatile memory devices such as PCM,
CBRAM, OxRAM, MRAM, etc, there is further optimization
possible in design of a dedicated hardware accelerators given
the fact that they allow replacement of certain large CMOS
blocks while simultaneously emulating storage and compute
functionalities [10] [11] [12] [13] [14] [15], [16] [17] [18].
Recent works that present designs of Contrastive Divergence
based learning using resistive memory devices are [19], [20].
In [19] the authors propose the use of a two-memristor model
as a synapse to store one synaptic weight. In [20] the authors
have experimentally demonstrated a 45-synapse RBM realized
with 90 resistive phase change memory (PCM) elements
trained with a bio-inspired variant of the contrastive divergence
algorithm, implementing Hebbian and anti-Hebbian weight
update. Both these designs justify the use of RRAM devices
as dense non-volatile synaptic arrays. Also both make use of
a spike based programming mechanism for gradually tuning
the weights. Negative weights have been implemented by
using two devices in place of a single device per synapse.
It is apparent that in order to implement more complex
learning rules with larger and deeper networks the hardware
complexity and area footprint increases considerably while
using this simplistic design strategy. As a result, there is a need
to increase further increase the functionality of the RRAM
devices in the design beyond simple synaptic weight storage.
In [21] we have described a design exploiting the intrinsic
device-to-device variability as a substitute for the randomly
distributed hidden layer weights in order to gain both area
and power savings. In [22], we have made use of another
property of the RRAM devices by exploiting the cycle-to-cycle
variability in device switching to create a stochastic neuron
as a basic building block for a hybrid CMOS-OxRAM based
Restricted Boltzmann Machines (RBM) circuit.
In this paper we build upon our previous work on hybrid
CMOS-OxRAM RBM with the following novel contributions:
• Design of deep generative models (DGM) that utilize the
hybrid CMOS-RRAM RBM as a building block.
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2• Design of programmable output normalization block for
stacking multiple hybrid RBMs.
• Simulation and performance analysis of two types of
DGM architectures at 8-bit synaptic weight resolution: (i)
Deep Belief Networks (DBN) and (ii) Stacked Denoising
Autoencoders (SDA)
• Analysis of learning performance (accuracy, MSE) while
using only greedy layer-wise training (without backprop).
• Analysis of learning impact on RRAM device endurance.
In our hybrid CMOS-OxRAM DGM implementation the
OxRAM devices have been exploited for four different storage
and compute functions: (i) Synaptic weight matrix, (ii) neuron
internal state storage, (iii) stochastic neuron firing and (iv)
programmable gain control block. Section II discusses the
basics of OxRAM and deep generative networks. Section III
describes the implementation details of our proposed hybrid
CMOS-OxRAM DGM architectures. Section IV discusses
simulation results and Section V gives the conclusions.
II. BASICS OF OXRAM AND DGM ARCHITECTURES
A. OxRAM Working
Fig. 1. Basic IV characteristics for HfOx OxRAM device with switching
principle indicated. Experimental data corresponding to device presented in
[22].
OxRAM devices are two-terminal MIM-type structures
(metal-insulator-metal) sandwiching an active metal-oxide
based insulator layer, between metallic electrodes (see Fig.
1). The active layer exhibits reversible non-volatile switch-
ing behavior on application of appropriate programming
current/voltage across the device terminals. In the case of
filamentary- OxRAM devices, formation of a conductive fila-
ment in the active layer, leads the device to a low-resistance
(LRS/On) SET-state, while dissolution of the filament puts
the device in a high-resistance (HRS/Off) RESET-state. The
conductive filament is composed of oxygen vacancies and
defects [23]. SET-state resistance (LRS) level can be defined
by controlling the dimensions of the conductive filament [24]
[23], which depends on the amount of current flowing through
the active layer. Current flowing through the active layer is
controlled either by externally imposed current compliance or
Fig. 2. Cycle-to-Cycle ON/OFF-state resistance distribution for HfOx device
presented in [22].
by using an optional selector device (i.e. 1R-1T/1D configu-
ration). OxRAM devices are known to demonstrate cycle-to-
cycle (C2C) (shown in Fig. 2), and device-to-device (D2D)
variability [25] [26], [27]. In our proposed architecture, we
exploit OxRAM (a) C2C switching variability for realization
of stochastic neuron circuit, (b) binary resistive switching for
realization of synaptic weight arrays/neuron internal state stor-
age and (c) SET-state resistance modulation for normalization
block.
B. Restricted Boltzmann Machines (RBM)
Unsupervised learning based on generative models has
gained importance with use of deep neural networks. Besides
being useful for pre-training a supervised predictor, unsuper-
vised learning in deep architectures can be of interest to learn
a distribution and generate samples from it [28]. RBMs in par-
ticular, are widely used as building blocks for deep generative
models such as DBN and SDA. Both these models are made
by stacking RBM blocks on top of each other. Training of such
models using traditional back-propagation based approaches is
a computationally intensive problem. Hinton et.al. [5] showed
that such models can be trained very fast through greedy layer-
wise training making the task of training deep networks based
on stacking of RBMs more feasible. Each RBM block consists
of two layers of fully connected stochastic sigmoid neurons
as shown in Fig. 3. The input or the first layer of the RBM
is called the visible layer and the second (feature detector)
layer is called the hidden layer. Each RBM is trained using
Fig. 3. Graphical representation of RBM hidden/visible nodes.
3CD algorithm as described in [29]. The output layer of the
bottom RBM acts as the visible layer for the next RBM.
C. Stacked Denoising Autoencoder (SDA)
An autoencoder network is a deep learning framework
mostly used for denoising corrupted data [30], dimensionality
reduction [3] and weight initialization applications. In recent
years random weight initialization techniques have been pre-
ferred over use of generative training networks [31], however
DGMs continue to be the ideal candidate for dimensionality
reduction and denoising applications. Autoencoder network is
basically realized using two networks:
1) An ’encoder’ network which has layers of RBMs stacked
on the top of one another.
2) A mirrored ’decoder’ network with same weights as that
of the encoder layer for data reconstruction.
The stack of RBMs in autoencoder are trained layer-wise
one after the other. An ’unrolled’ autoencoder network with
the encoder and decoder is shown in Fig. 4.
D. Deep Belief Network (DBN)
DBNs are probabilistic generative models that are composed
of multiple layers of stochastic, latent variables [32]. The latent
variables typically have binary values and are often called
hidden units or feature detectors. The top two layers have
undirected, symmetric connections between them and form
an associative memory. The lower layers receive top-down,
directed connections from the layer above. The states of the
units in the lowest layer represent a data vector. A typical
DBN is shown in Fig. 5 which uses a single RBM as the
first two layers followed by a sigmoid belief network (logistic
regression layer) for the final classification output.
The two most significant DBN properties are:
Fig. 4. (a) Basic RBM blocks stacked to form a deep autoencoder. (b)
Denoising noisy image using autoencoder.
1) There is an efficient, layer-by-layer procedure for learn-
ing the top-down, generative weights that determine how
the variables in one layer depend on the variables in the
layer above.
2) After learning, the values of the latent variables in every
layer can be inferred by a single, bottom-up pass that
starts with an observed data vector in the bottom layer
and uses the generative weights in the reverse direction.
DBNs have been used for generating and recognizing images
[5], [33], [4], video sequences [34], and motion-capture data
[35]. With low number of units in the highest layer, DBNs
perform non-linear dimensionality reduction and can learn
short binary codes, allowing very fast retrieval of documents
or images [36].
III. IMPLEMENTATION OF PROPOSED ARCHITECTURES
Basic building block of both SDA and DBN is the RBM.
In our simulated architectures, within a single RBM block
OxRAM devices are used for multiple functionalities. The
basic RBM block (shown in Fig. 6(a)) is replicated, with
the hidden layer memory states of the first RBM acting as
visible layer memory for the next RBM block and so on
(Fig. 6(b)). All RBM blocks have a common weight update
module described in Section III-C. Post training, the learned
synaptic weights along with the sigmoid block can be used for
reconstructing the test data. Architecture sub-blocks consist of:
A. Synaptic Network
Synaptic network of each RBM block was simulated using a
1T-1R HfOx OxRAM matrix. Each synaptic weight is digitally
encoded in a group of binary switching OxRAM devices,
where the number of devices used per synapse depends on
the required weight resolution. For all architectures simulated
in this work we have used 8-bit resolution (i.e. 8 OxRAM
devices/per synapse).
B. Stochastic Neuron Block
Fig 6(d), shows the stochastic sigmoid neuron block. Each
neuron (hidden or visible) has a sigmoid response, which was
Fig. 5. DBN architecture comprising of stacked RBMs
4Fig. 6. (a) Individual RBM training layer architecture. RBM training block symbols, ’H’, ’V’ and ’S’ represent hidden layer memory, visible layer memory,
and synaptic network respectively. (b) Cascaded RBM blocks for realizing the proposed deep autoencoder with shared weight update module (c) Fully digital
CD based weight update module. (d) Block level design of single stochastic sigmoid neuron
implemented using a low-power 6-T sigmoid circuit ( [37]).
Gain of the sigmoid circuit can be tuned by optimizing the
scaling of the six transistors. Voltage output of the sigmoid
circuit is compared with the voltage drop across the OxRAM
device, with the help of a comparator. The HfOx based
device is repeatedly cycled ON/OFF. C2C intrinsic RON and
ROFF variability of the OxRAM device leads to a variable
reference voltage for the comparator. This helps to translate
the deterministic sigmoid output to a neuron output, which
is effectively stochastic in nature. At any given moment, a
specific neuron’s output determines it’s internal state, which
needs to be stored for RBM driven learning. Neuron internal
state is stored using individual OxRAM devices placed after
the comparator. Single OxRAM/per neuron is sufficient for
state storage, since RBM requires each neuron to only have a
binary activation state.
C. CD Weight Update Block
The weight update module is a purely digital circuit that
reads the synaptic weights and internal neuron states. It
updates the synaptic weights during learning based on the
CD RBM algorithm ( [29]). The block consists of an array
of weight update circuits, one of which is shown in Fig 6(c).
Synaptic weight is updated by 4Wij 1, based on the previous
(v, h) and current (v, h) internal neuron states of the mutually
connected neurons in the hidden and visible layers. CD is
is realized using two AND gates and a comparator (having
outputs -1, 0, +1). Input to the first AND gate is previous
internal neuron states, while the input to second AND gate
is the current internal neuron states. Based on the comparator
output,  (learning rate) will either be added, subtracted, or
not applied to the current synaptic weight (Wij).
4Wij = (vhT − v′h′T ) (1)
D. Output Normalization block
In order to chain the mixed-signal design of RBM we
need to ensure the signal output at each layer is having
an enhancement in the dynamic range so that the signal
doesn’t deteriorate as the network depth increases. For this
purpose we proposed a hybrid CMOS-OxRAM programmable
normalization circuit (see Fig. 7) whose gain and bias can be
tuned based on OxRAM resistance programming.
The circuit schematic of the programmable normalization
block is shown in Fig. 7(a)). In order to check variation in
gain, we have considered programming the OxRAM in three
different SET states (∼ 3.2 kΩ, 6.6 kΩ, and 22.6 kΩ).
The differential amplifier consisting of a DC gain control
circuit and a biasing circuit is used to implement the normal-
ization function. A two stage amplifier consisting of transistors
N3, N4, N5, N6, P3, P4, P5, P6, and P7 is used. DC gain of
the circuit is controlled using a constant gm circuit whose
output is fed into N3. The constant gm circuit consists of
transistors N1, N2, P1, P2 and one OxRAM. Based on the
OxRAM resistance, gm of the circuit can be changed thereby
changing the output potential. This affects Vgs of N3 thereby
controlling the gain of the circuit.
To validate the design, we performed simulation of the cir-
cuit using an OxRAM device compact model ( [26]) and 90 nm
CMOS design kit. The simulated variation in the gain of the
circuit based on the resistance state of the OxRAM is shown
in Fig. 7(b). Gain control through OxRAM programming was
found to be more prominent at higher operating frequencies.
Bias control is implemented by a potential divider circuit
(Rf and the OxRAM). The potential divider circuit determines
the potential across Vg of P6. Input V2 is swept from 0 V to 1
V. If the potential across P6 increases for a fixed V2 the output
switching voltage also increases thereby controlling the bias
5Fig. 7. Programmable normalization circuit: (a) Circuit Schematic, (b) Gain variation w.r.to variation in OxRAM resistance state
of the output.
IV. DEEP LEARNING SIMULATIONS AND RESULTS
Simulations of the proposed architectures (DBN, SDA) were
performed in MATLAB. Both generative networks with CD
algorithm and behavioral model of all blocks described in sec-
tion III were simulated. Stochastic sigmoid neuron activation
and normalization circuits were simulated in Cadence Virtu-
oso using 90 nm CMOS design kit and Verilog-A OxRAM
compact model [26].
A. Stacked Denoising Autoencoder performance analysis
We trained two autoencoder networks each having the same
number of neurons in the final encoding layer, but varying
levels of depth, and compared their denoising performance
(see Fig. 8). In each network a single synaptic weight was
realized using 8 OxRAM devices (8-bit resolution). All neu-
rons have a logistic activation except for the last ten units in
the classification layer, which are linear. The networks were
trained on a reduced MNIST dataset of 5000 images and
tested for denoising 1000 new salt-and-pepper noise corrupted
images (see Fig. 8).
TABLE I
PROPOSED AUTOENCODER PERFORMANCE FOR REDUCED MNIST
Network Implementation MSE
784x100x784
Software 0.010
Hybrid OxRAM SDA 0.003
784x100x40x100x784
Software 0.049
Hybrid OxRAM SDA 1.095
Table I presents the learning performance of the proposed
SDA-1 and SDA-2. Increasing depth in the network was
not useful with the current learning algorithm and tuning
parameters.
Fig. 8. (a) 3-layer deep SDA-1, (b) 5-layer deep SDA-2. Denoising results
of 100 corrupted MNIST images for: (c) SDA1 and (d) SDA2.
B. Deep Belief Network performance analysis
We simulated two deep belief network architectures shown
in Fig. 9. (4 and 5 layer variants) Performance of the network
was measured by testing on 1000 samples from the reduced
MNIST dataset. The results for the same are shown in Table
II. We measured test accuracy using 3 parameters :
1) Top 1 accuracy : correct class corresponds to output
neuron with highest response.
2) Top 3 accuracy : correct class corresponds to the top 3
output neurons with highest response.
3) Top 5 accuracy : correct class corresponds to the top 5
output neurons with highest response.
From Table II, the performance of simulated Hybrid CMOS-
OxRAM DBN matches closely with software based accuracy
(2-3% lower) for a DBN formed with 2 RBMs. There is a
significant drop in test accuracy for the DBN with 3 RBMs.
This is acceptable as the goal of the greedy layer-wise training
is to pre-train the network to a good state before using
back-propagation to allow faster convergence. Thus lower
6Fig. 9. Simulated 4 and 5 layer DBN architecture.
accuracy after layer-wise training for a deeper network is
acceptable as the weights would be further optimized using
back-propagation.
TABLE II
PROPOSED DBN PERFORMANCE FOR REDUCED MNIST
Network Implementation
Test accuracy
Top-1 Top-3 Top-5
784x100x40x10
Software 93.10% 98.70% 99.40%
Hybrid OxRAM DBN 78.70% 95.50% 98.80%
784x160x80x40x10
Software 93.70% 98.50% 99.40%
Hybrid OxRAM DBN 21.30% 61.40% 79.60%
C. Tuning VOxRAM amplifying gain
The sigmoid activation circuits in the network use a gain
factor in order to balance for the low current values obtained
as a result of the OxRAM device resistance values. If the
amplification is low it will lead to saturation and the net-
work will not learn a proper reconstruction of the data. This
necessitates proper tuning of the amplifier gain for effective
learning. In our architecture, amplifier gain for VOxRAM is
an important hyper-parameter along with the standard ones
(momentum, decay rate, learning rate, etc.) and is different for
each consecutive pair of layers. A higher dimensional input to
a layer will require a lower amplifying gain for VOxRAM and
vice-versa.
D. Switching activity analysis for the Proposed architecture
Resistive switching of OxRAM devices is observed in
following sections of the architecture:
1) Synaptic matrix
2) Stochastic neuron activation
3) Internal neuron state storage.
RRAM devices suffer from limited cycling endurance (∼
0.1 million cycles) [38].For stochastic neuron activation, the
OxRAM device is repeatedly cycled to OFF state and the
voltage drop across the device is used to generate the stochastic
TABLE III
MAXIMUM OXRAM SWITCHING ACTIVITY FOR 5 LAYER SDA
(TRAINING)
Device placement Max Switching activity
L1-784 596
L2-100 3074
L3-40 542
W1 6808
W2 5000
TABLE IV
MAXIMUM OXRAM SWITCHING ACTIVITY FOR 5 LAYER DBN
(TRAINING)
Device placement Max Switching activity
L1-784 596
L1-784 428
L2-160 2069
L3-80 3026
L4-40 420
W1 6798
W2 5000
W3 2500
W4 2500
signal fed to one of the comparator inputs. Thus the neuron
activation block related switching activity depends on the
number of data samples as well as number of epochs. The
maximum switching per device for any layer can be estimated
by using (2):
Nevents = Nepochs ∗Nsamples ∗Nbatch (2)
Another part of the architecture where the OxRAM device
may observe a significant number of switching events is the
synaptic matrix. Since we are interested in device endurance,
we consider the worst case, i.e. the of maximum number of
hits a particular OxRAM device will take during the entire
weight update procedure. For worst case analysis we make
the following assumptions-
• While bit encoding the synaptic weight (4 or 8 or 16),
there exists an OxRAM device that is switched every
single time.
Thus the maximum possible number of hits a device would
take during the synaptic weight update procedure can be
estimated using (3):
Nswitchevents = Nbatch ∗Nepochs (3)
Simulated switching activity for reduced MNIST training for
each neuron layer and synaptic matrix is shown in Table III and
Table IV corresponding to both SDA and DBN architectures
respectively. Key observations can be summarized as:
• Increasing depth of the network increases amount of
switching for hidden layers.
• Increasing depth of the network doesn’t have significant
impact on the the switching events in the synaptic matrix.
7V. CONCLUSION
In this paper we proposed a novel methodology to realize
DGM architectures using mixed-signal type hybrid CMOS-
RRAM design framework. We achieve deep generative models
by proposing a strategy to stack multiple RBM blocks. Overall
learning rule used in this study is based on greedy-layer wise
learning with no back propagation which allows the network
to be trained to a good pre-training stage. RRAM devices
are used extensively in the proposed architecture for multiple
computing and storage actions. Total RRAM requirement for
the largest simulated network was 139 kB for DBN and 169 kB
for SDA. Simulated architectures show that the performance
of the proposed DGM models matches closely with software
based models for 2 layers deep network. The top-3 test accu-
racy achieved by the DBN for reduced MNIST was ∼ 95.5%.
MSE of SDA network was 0.003. Endurance analysis shows
resonable maximum switching activity. Future work would
focus on realizing an optimal strategy to implement back-
propagation with the proposed architecture to enable complete
training of the DGM on the hybrid DGM architecture.
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APPENDIX
Code for all simulations discussed in the paper is available
at https://gitlab.com/vivekp312/oxram-sda-sim.git. Any inter-
ested researchers can contact the authors for access to the code
repository.
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